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Due to their unique properties as lossless, nonlinear circuit elements, Josephson junctions lie at the heart of super-
conducting quantum information processing. Previously, we demonstrated a two-layer, submicrometer-scale overlap
junction fabrication process suitable for qubits with long coherence times. Here, we extend the overlap junction fab-
rication process to micrometer-scale junctions. This allows us to fabricate other superconducting quantum devices.
For example, we demonstrate an overlap-junction-based Josephson parametric amplifier that uses only 2 layers. This
efficient fabrication process yields frequency-tunable devices with negligible insertion loss and a gain of ∼ 30 dB.
Compared to other processes, the overlap junction allows for fabrication with minimal infrastructure, high yield, and
state-of-the-art device performance.
Superconducting electronics have experienced rapid growth
over the last decade. Advances in quantum information pro-
cessing based on superconducting qubits has fueled much of
this growth. Improvements in design, materials, develop-
ment of quantum-limited amplifiers, and the implementation
of low-loss superconducting components are some of the pil-
lars supporting progress in the field.
Fundamental building blocks of superconducting quantum
circuitry include discrete components, e.g., capacitors, induc-
tors and Josephson junctions (JJs), as well as distributed ele-
ment resonators. Modern microfabrication technology allows
for the realization of these circuit elements with infrastruc-
ture that typically includes optical lithography techniques and
metal/dielectric deposition. The JJs, formed by two supercon-
ducting electrodes separated by a thin tunnel barrier, play a
central role in superconducting quantum circuits. The loss-
less, nonlinear inductance is the most salient property of these
JJs, which render JJs as indispensable circuit elements for su-
perconducting qubits as well as quantum-limited amplifiers.
There are variousmethods to realize JJs. These include sub-
sequent layer removal of deposited superconductor-insulator-
superconductor (SIS) tri-layers (i.e., the "trilayer process"),1,2
shadow evaporation (e.g., the Dolan-Bridges and Manhattan
geometries),3,4 and the overlap-junction technique.5–7 The tri-
layer process, typically used for superconducting electronics,
involves many steps and significant infrastructure for different
etches and both metal and dielectric deposition/patterning. On
the other hand, shadow evaporation has become the norm for
qubit JJs because they can be made very small with a sin-
gle electron beam (e-beam) lithography step. This minimizes
infrastructure and has enabled generations of researchers to
make nano-scale quantum devices at the cost of scalabil-
ity. However, with modern optical lithography that extends
down to nanometer dimensions, this has become a moot point.
Overlap junctions now allow access to full range of simple
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fabrication from micro- to nano-scale dimensions. This opens
efficient wafer-level fabrication of JJs with high dimensional
control and a wide range of applications.
Here, we develop low-critical-current JJs and demonstrate
a simple process for micrometer-scale junctions. We describe
the process bias and measure the current-voltage (I-V) charac-
teristics of the resulting junctions. This enables the realization
of a wide range of superconducting devices. In particular, we
demonstrate the fabrication and characterization of important
devices for the field, Josephson parametric amplifiers (JPAs),
that use only two steps of photolithography.
As shown in Fig. 1, the process is started by depositing
∼ 200 nmAl onto a 76mm (3 in) intrinsic Si wafer with native
oxide in an e-beam evaporation chamber at a base pressure of
∼ 2.7 × 10 −5 Pa. In the first step of photolithography, the
desired pattern for the bottom-electrode (BE) layer is formed
using a positive photoresist (PR) on the Al deposited wafer.
The pattern is exposed through a photomask, i.e., reticle, in
a 5:1 reduction stepper and developed in a tetramethylammo-
nium hydroxide (TMAH) based solution (Fig. 1(a)). The pat-
tern is then transferred onto the Al film by agitating the wafer
in an etching solution heated to ∼ 50 ◦C (Fig. 1(b)). An over-
etch of ∼ 10 s ensures complete removal of Al in developed
regions (unprotected by the PR).
In the second photolithography step, a metal lift-off resist
(LOR) process was used (Fig. 1(c–i)). An imaging PR layer
on top of the LOR layer comprises the bi-layer PR stack-
ing. Since TMAH etches Al, a ∼ 200 nm thick polymethyl
methacrylate (PMMA) protective layer was applied, before
the bi-layer PR stacking, to protect the BE Al layer from
the PR developer. This process yields an undercut profile of
∼ 0.7 µm after photo-exposure and development, resulting in
a clean metal lift-off.
The subsequent steps shown in Fig. 1(d–f) are critical for
the precise definition of the tunnel barrier area. Before the
wafer is loaded into the high vacuum e-beam evaporator, it
is subjected to room-temperature O2 plasma ash (100 W for
3 min) at a pressure of ∼ 67 Pa (Fig. 1(d)). This step removes
PMMA and other organic residues in the developed regions of
the wafer. Next, the wafer is loaded into the high vacuum de-
2FIG. 1. Fabrication steps for micrometer-scale overlap junction process. (a) 3D sketch of the Si substrate after deposition of the bottom Al
layer followed by patterning the PR layer. (b) After etching of Al bottom layer with etchant and stripping of the PR layer. A native surface
oxide forms on the bottom Al electrode. (c) After coating with thin protective PMMA layer. (d) A bi-layer of PR/LOR is patterned in a second
lithography step to define the pattern of the TE. The thin protective PMMA layer is removed by O2 ashing at room temperature. (e) The native
oxide on the bottom Al electrode surface is removed by Ar RF-plasma cleaning. (f) Ultrahigh-purity grade low pressure O2 is used to form a
controlled AlOx tunnel barrier. (g) The TE is formed by subsequent Al evaporation. (h) Metal-liftoff in solvent completes the overlap junction
process. (i) A cross-section view of the junction along the dashed line in panel (h) of this figure.
position chamber and argon RF-plasma cleaning is employed
to remove the native oxide on the patterned bottom Al layer
as described in an earlier work.7 This cleaning is carried out
by applying RF power to an electrically isolated wafer holder
that is water cooled. Typically 50 W RF power is applied
for ∼1 min at room-temperature; the argon pressure is main-
tained at ∼ 1.3 Pa (Fig. 1(e)). AlOx tunnel barrier is formed
by controlled oxidation of the cleaned Al surface. (Fig. 1(f)).
The oxidation is carried out by pumping out and sealing the
chamber, then introducing ultra-high purity grade (99.999%)
O2 into the chamber. The oxidation dose is tuned by adjust-
ing the oxidation time and the oxidation pressure.8,9 The over-
lap junction is completed by depositing ∼ 350 nm Al as the
top-electrode (TE) using e-beam deposition (Fig. 1(g)). The
TE is created by lift-off in solvent with ultrasonic agitation
(Fig. 1(h-i)).
An important step in fabricating tunnel junctions is the oxi-
dation step (Fig. 1(f)). In our studies, we explored three differ-
ent oxidation doses to vary the Josephson junction tunnel re-
sistance (hence critical current) by nearly two orders of mag-
nitude. The oxidation doses explored were 4 min at ∼ 40 Pa,
36 min at ∼ 40 Pa, and 36 min at ∼ 100 Pa.
In order to design wafer-scale lithography patterns, it is nec-
essary to understand the dimensional process biases and ap-
ply those to the drawn dimensions. In addition, for devices
that are oxidized in-situ after argon cleaning, it is also nec-
essary to include intrinsic process bias. These may be due
to, e.g., inhomogeneous junction cleaning, oxidation, and ex-
tended edge profiles. To accomplish this, we plot and fit
the room-temperature junction resistance R as a function of
both the drawn and the measured dimensions of the junc-
tions. Making use of optical microscopy, we determined that
the fabrication process yields actual dimensional biases of
a = +0.47± 0.03 µm and b = −1.92± 0.05 µm for the TE
and BE, respectively. These reflect the fact that the top layer is
additive and the bottom is subtractive. For the R vs. electrode
width fits, we start from R×A = c (where A is the junction
area and c is a constant dependent on oxidation dose). To fit
using the drawn areas, we can write:
R =
c
(W DrawnT + a)× (W
Drawn
B + b)
(1)
Here a and b correspond to only dimensional bias, andW DrawnT
(W DrawnB ) is the drawnwidth of top (bottom) electrode. The di-
mensional bias may be expected to correspond with the opti-
cally measured values if there is no intrinsic bias. However, as
shown in Table I and discussed below, we see that the fit bias
for the BE is significantly smaller than the measured value,
while they match fairly well for the TE. A fit using the mea-
sured dimensions helps to understand this; since the actual
widths of the TE and the BE are known, we can fit it using
only two parameters,
3Oxidation Dose Drawn Dimensions Model Measured Dimensions Model
P (Pa) t (min) c (Ω µm2) a (µm) b (µm) c (Ω µm2) λ (µm)
100 36 1634 ± 45 0.40 ± 0.03 -0.11 ± 0.09 1727 ± 42 0.96 ± 0.05
40 36 1087 ± 55 0.34 ± 0.06 -0.19 ± 0.17 1198 ± 38 1.01 ± 0.07
40 4 382 ± 20 0.70 ± 0.08 0.28 ± 0.19 333 ± 9 0.92 ± 0.07
TABLE I. Oxidation dose and fitting results for models based on measured and drawn dimensions
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FIG. 2. Room temperature junction characterization. (a) Optical
microscope image of a typical micrometer-scale overlap junction is
shown on the left of the panel. A drawing of the cross-section is pre-
sented on the right side. (b) Junction resistance R vs WB at different
oxidation doses as indicated on the plot. (c) Junction Resistance R vs
WT .
R =
c
W MeasuredT × (W
Measured
B + 2λ )
(2)
where again c is the oxidation constant while the parameter λ
includes intrinsic effects.
Resistance data was acquired for the three different oxida-
tion doses and plotted vs. electrode widths, where first theWB
was varied with fixed WT and then theWT is varied with fixed
WB (Fig. 2). For Fig. 2(b) and (c), data for drawn vs. measured
widths are plotted using solid and open symbols, respectively.
Each data point in Fig. 2(b–c), represents the statistical av-
erage of 10 individual resistance measurements of nominally
identical junctions across a die. Measurements from two dies
across the wafer are included for a given oxidation dose. For
the various oxidation doses, we performed fits where WB is
varied in Fig. 2(b) and WT is varied in Fig. 2(c). The dashed
and solid lines in Fig. 2(b–c) show the fits using models based
measured (Eq. 2) and drawn (Eq. 1) electrode dimensions, re-
spectively. The fitting results are summarized in Table I.
For the resistance vs. measured width fits, we see that the
intrinsic process bias on the bottom electrode, 2λ ∼ 2 µm, ac-
counts for the missing process bias in the parameter b in the fit
for the drawn dimensions. This could explicitly be accounted
for in Eq. 1 by using:
b→ b+ 2λ (3)
Note that λ is significantly larger than the BE thickness.
Two possible explanations for this are (a) the edge profile is
curved due to wet etching, which yields a length that is longer
than the BE thickness and (b) RF plasma cleaning is localized
towards the film edges, hence the edges are more electrically
transparent than the top surface. This is by no means detri-
mental to the fabrication process and is easily accounted for
in process bias or by extending the RF clean cycle time.10
The fitting parameter c is a measure of normal resistance
of the junction and is therefore proportional to the effective
oxidation dose, given as tα × Pβ , where t and P are oxidation
time and pressure, respectively. From the results presented
in Table I, α = 0.58 and β = 0.40 (α = 0.48 and β = 0.44)
based on measured (drawn) dimensions. This result is in good
agreement with accepted values in recent studies,8 illustrating
that the oxidation process is not significantly altered by the air
exposure and subsequent RF plasma cleaning step.
We next discuss the low temperature (40 mK) characteris-
tics of the micrometer-scale overlap JJs. The current-voltage
(I-V) characteristics are measured by driving current from a
low-noise current source and measuring the voltage across the
junction with a voltage pre-amplifier.
The JJs display I-V characteristics with no discernible hys-
teresis (Fig. 3). We acquire I-V curves of three representa-
tive junctions with RN values of 4.0,8.6 and 17.7 Ω, with
W measuredB = 2.18 µm. We calculate a superconducting gap
2∆/e = 335 µV, in agreement with values expected for Al.11
Critical currents, Ic, for each junction were 22, 10, and 4 µA.
These measured Ic’s are significantly lower than expected, by
about a factor of 1/3, from the Ambegaokar-Baratoff (A-B)
formula at T = 0 K.12 This is not surprising because the A-
B formula is derived for an ideal uniform tunnel barrier, and
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FIG. 3. Low temperature characterization of single Josephson junc-
tions. WB = 2.18 µm. WT and normal state resistance RN are shown
on the plot. The measured superconducting gap is 2∆/e = 335 µV.
sets an upper limit for the maximum critical current. However,
for an actual JJ, defects due to interface roughness, crystal and
grain structures, impurities, and processing conditions all may
lead to suppression of the critical current.13,14
As a concrete and useful application of these JJs, we
designed and fabricated JPAs around the overlap process.
This process offers a method for making overlap JPAs (O-
JPAs) reliably and with far fewer resources than are typ-
ically employed. Early research on JPAs dates back sev-
eral decades.15–17 More recently, JPAs are employed as in-
dispensable tools for quantum information processing due to
their ability to amplify small microwave signals with ultralow
added noise. We refer to literature for various implementa-
tions and design aspects of JPAs.18–21
Here, we implement an O-JPA design, which is comprised
of a capacitive element in parallel with a non-linear induc-
tor (Fig. 4(a)).19 The inductance is provided using a tunable
superconducting quantum interference device (SQUID) array
with inductance Ls that is grounded on one end. For this de-
vice, 8 nominally identical SQUIDs, with junction inductance
L j ≈ 0.5 nH, provide a minimum L
min
s = 2.05 nH (inset of
Fig. 4(a)). An interdigitated shunt-capacitor, Cs = 396 fF, is
connected in parallel with the SQUID array to ground. The
resulting lumped-element resonator is coupled to a coplanar
waveguide (CPW) transmission line with a coupling capacitor
Cc = 90 fF. The capacitors were made by etching a 2 µmwide
trench between metal fingers.
The O-JPA is designed to have an unbiased resonance fre-
quency of fres ≈ 5.05 GHz with a quality factor of QTotal ≈
32.22 It is operated as a single port device in reflection mode.
A circulator is used to separate the input signals (strong RF
pump and weak RF signal) from the reflected output sig-
nals(idlers and amplified RF signal).
Initial tests of the O-JPA in an adiabatic demagnetization
refrigerator (T < 100 mK) are shown in Fig. 4, with the res-
onant frequency vs. SQUID bias in the insert of panel (b).
The inductance of the SQUID array is tuned by applying an
external magnetic flux to the SQUID loops by running a DC
current through a coil placed nearby. This provides frequency
tunability ∼ 3-5 GHz. A gain of more than 25 dB with about
(b)
FIG. 4. Physical layout and characterization of overlap junction
based JPA. (a) The O-JPA is configured to be a lumped element LC
resonator using an interdigitated capacitor (Cs = 396 fF) and a se-
ries array of 8 nominally identical SQUIDs with minimum Lmins =
2.05 nH as a tunable inductor. Lower right inset show the SQUID
with 2.1× 2.2 µm2 overlap junctions. (b) Gain vs Frequency of
O-JPA driven by a RF pump at 5.06 GHz. Inset shows frequency
tunability as function of external magnetic flux.
7 MHz bandwidth is centered at 5.06 GHz. It is possible to
engineer a wider bandwidth at the expense of lower gain.
Cavity decay measurements at the base temperature of a
dilution fridge (23 mK) allowed the initial estimate of the
noise in O-JPAs.23 The decay of an ultra-high finesse cavity
at 5 GHz was measured using an O-JPA, operated at 17 dB
gain. The O-JPA was followed by a high-electron-mobility-
transistor (HEMT) amplifier with 2.4 K thermal noise. The
signal-to-noise ratio improved by 11 dB when the O-JPA is
turned on, allowing the placement of a lower bound of half a
photon added noise due to the O-JPA.
In conclusion, we developed a simple two-step process to
realize micrometer-scale overlap JJ devices. The process re-
quires minimal infrastructure compared to typical processes.
The geometry, process, and oxidation dose are outlined and
we show how to determine the process bias. We characterized
the I-V curves of the JJs. We used this information to design
and fabricate an ultra-low noise O-JPA with over 25 dB of
gain.
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